



# 2117 FAMILY

## 16,384 x 1 BIT DYNAMIC RAM

RAM

	2117-2	2117-3	2117-4
Maximum Access Time (ns)	150	200	250
Read, Write Cycle (ns)	320	375	410
Read-Modify-Write Cycle (ns)	330	375	475

- Industry Standard 16-Pin Configuration
- $\pm 10\%$  Tolerance on All Power Supplies: +12V, +5V, -5V
- Low Power: 462mW Max. Operating, 20mW Max. Standby
- Low  $I_{DD}$  Current Transients
- All Inputs, Including Clocks, TTL Compatible
- Non-Latched Output is Three-State, TTL Compatible
- $\overline{RAS}$  Only Retresh
- 128 Refresh Cycles Required Every 2ms
- Page Mode Capability
- $\overline{CAS}$  Controlled Output Allows Hidden Refresh

The Intel® 2117 is a 16,384 word by 1-bit Dynamic MOS RAM fabricated with Intel's standard two layer polysilicon NMOS technology — a production proven process for high performance, high reliability, and high storage density.



The 2117 uses a single transistor dynamic storage cell and advanced dynamic circuitry to achieve high speed with low power dissipation. The circuit design minimizes the current transients typical of dynamic RAM operation. These low current transients and  $\pm 10\%$  tolerance on all power supplies contribute to the high noise immunity of the 2117 in a system environment.

Multiplexing the 14 address bits into the 7 address input pins allows the 2117 to be packaged in the industry standard 16-pin DIP. The two 7-bit address words are latched into the 2117 by the two TTL clocks, Row Address Strobe ( $\overline{RAS}$ ) and Column Address Strobe ( $\overline{CAS}$ ). Non-critical timing requirements for  $\overline{RAS}$  and  $\overline{CAS}$  allow use of the address multiplexing technique while maintaining high performance.

The 2117 three-state output is controlled by  $\overline{CAS}$ , independent of  $\overline{RAS}$ . After a valid read or read-modify-write cycle, data is latched on the output by holding  $\overline{CAS}$  low. The data out pin is returned to the high impedance state by returning  $\overline{CAS}$  to a high state. The 2117 hidden refresh feature allows  $\overline{CAS}$  to be held low to maintain latched data while  $\overline{RAS}$  is used to execute  $\overline{RAS}$ -only refresh cycles.

The single transistor storage cell requires refreshing for data retention. Refreshing is accomplished by performing  $\overline{RAS}$ -only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 128 address combinations of  $A_0$  through  $A_6$  during a 2ms period. A write cycle will refresh stored data on all bits of the selected row except the bit which is addressed.


### PIN CONFIGURATION    LOGIC SYMBOL



### PIN NAMES

$A_0$ - $A_6$	ADDRESS INPUTS	$\overline{WE}$	WRITE ENABLE
$\overline{CAS}$	COLUMN ADDRESS STROBE	$V_{BB}$	POWER (-5V)
$D_{IN}$	DATA IN	$V_{CC}$	POWER (+5V)
$D_{OUT}$	DATA OUT	$V_{DD}$	POWER (+12V)
$\overline{RAS}$	ROW ADDRESS STROBE	$V_{SS}$	GROUND

### BLOCK DIAGRAM



**ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias	... -10°C to +80°C
Storage Temperature	..... -65°C to +150°C
Voltage on Any Pin Relative to V <sub>BB</sub> (V <sub>SS</sub> - V <sub>BB</sub> ≥ 4V)	..... -0.3V to +20V
Data Out Current	..... 50mA
Power Dissipation	..... 1.0W

\*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. AND OPERATING CHARACTERISTICS<sup>[1,2]</sup>**


T<sub>A</sub> = 0°C to 70°C, V<sub>DD</sub> = 12V ±10%, V<sub>CC</sub> = 5V ±10%, V<sub>BB</sub> = -5V ±10%, V<sub>SS</sub> = 0V, unless otherwise noted.

Symbol	Parameter	Limits			Unit	Test Conditions	Notes
		Min.	Typ. <sup>[3]</sup>	Max.			
I <sub>LI</sub>	Input Load Current (any input)		0.1	10	μA	V <sub>IN</sub> =V <sub>SS</sub> to 7.0V, V <sub>BB</sub> =-5.0V	
I <sub>LO</sub>	Output Leakage Current for High Impedance State		0.1	10	μA	Chip Deselected: $\overline{\text{CAS}}$ at V <sub>IH</sub> , V <sub>OUT</sub> = 0 to 5.5V	
I <sub>DD1</sub>	V <sub>DD</sub> Supply Current, Standby			1.5	mA	$\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ at V <sub>IH</sub>	4
I <sub>BB1</sub>	V <sub>BB</sub> Supply Current, Standby		1.0	50	μA		
I <sub>CC1</sub>	V <sub>CC</sub> Supply Current, Output Deselected		0.1	10	μA	$\overline{\text{CAS}}$ at V <sub>IH</sub>	5
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current, Operating			35	mA	2117-2, t <sub>RC</sub> = 375ns, t <sub>RAS</sub> = 150ns	4,6
				35	mA	2117-3, t <sub>RC</sub> = 375ns, t <sub>RAS</sub> = 200ns	4
				33	mA	2117-4, t <sub>RC</sub> = 410ns, t <sub>RAS</sub> = 250ns	4
I <sub>BB2</sub>	V <sub>BB</sub> Supply Current, Operating, $\overline{\text{RAS}}$ -Only Refresh, Page Mode		150	300	μA	T <sub>A</sub> = 0°C	
I <sub>DD3</sub>	V <sub>DD</sub> Supply Current, $\overline{\text{RAS}}$ -Only Refresh			27	mA	2117-2, t <sub>RC</sub> = 375ns, t <sub>RAS</sub> = 150ns	4,6
				27	mA	2117-3, t <sub>RC</sub> = 375ns, t <sub>RAS</sub> = 200ns	4
				26	mA	2117-4, t <sub>RC</sub> = 410ns, t <sub>RAS</sub> = 250ns	4
I <sub>DD5</sub>	V <sub>DD</sub> Supply Current, Standby, Output Enabled		1.5	3	mA	$\overline{\text{CAS}}$ at V <sub>IL</sub> , $\overline{\text{RAS}}$ at V <sub>IH</sub>	
V <sub>IL</sub>	Input Low Voltage (all inputs)	-1.0		0.8	V		
V <sub>IH</sub>	Input High Voltage (all inputs)	2.4		6.0	V		
V <sub>OL</sub>	Output Low Voltage			0.4	V	I <sub>OL</sub> = 4.2mA	4
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> = -5mA	4

## NOTES:

- All voltages referenced to V<sub>SS</sub>.
- No power supply sequencing is required. However, V<sub>DD</sub>, V<sub>CC</sub> and V<sub>SS</sub> should never be more negative than -0.3V with respect to V<sub>BB</sub> as required by the absolute maximum ratings.
- Typical values are for T<sub>A</sub> = 25°C and nominal supply voltages.
- See the Typical Characteristics Section for values of this parameter under alternate conditions.
- I<sub>CC</sub> is dependent on output loading when the device output is selected. V<sub>CC</sub> is connected to the output buffer only. V<sub>CC</sub> may be reduced to V<sub>SS</sub> without affecting refresh operation or maintenance of internal device data.
- For the 2117-2 at t<sub>RC</sub> = 320ns, t<sub>RAS</sub> = 150ns, I<sub>DD2</sub> max. is 45mA and I<sub>DD3</sub> max. is 31mA.

## TYPICAL SUPPLY CURRENT WAVEFORMS



Typical power supply current waveforms vs. time are shown for the  $\overline{\text{RAS}}/\overline{\text{CAS}}$  timings of Read/Write, Read/Write (Long  $\overline{\text{RAS}}/\overline{\text{CAS}}$ ), and  $\overline{\text{RAS}}$ -only refresh cycles.  $I_{\text{DD}}$  and  $I_{\text{BB}}$  current transients at the  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  edges require adequate decoupling of these supplies. Decoupling recommendations are provided in the Applications section.

The effects of cycle time,  $V_{\text{DD}}$  supply voltage and ambient temperature on the  $I_{\text{DD}}$  current are shown in graphs included in the Typical Characteristics Section. Each family of curves for  $I_{\text{DD}1}$ ,  $I_{\text{DD}2}$ , and  $I_{\text{DD}3}$  is related by a common point at  $V_{\text{DD}} = 12.0\text{V}$  and  $T_{\text{A}} = 25^{\circ}\text{C}$  for two given  $t_{\text{RAS}}$  pulse widths. The typical  $I_{\text{DD}}$  current for a given condition of cycle time,  $V_{\text{DD}}$  and  $T_{\text{A}}$  can be determined by combining the effects of the appropriate family of curves.

CAPACITANCE<sup>[1]</sup>

$T_{\text{A}} = 25^{\circ}\text{C}$ ,  $V_{\text{DD}} = 12\text{V} \pm 10\%$ ,  $V_{\text{CC}} = 5\text{V} \pm 10\%$ ,  $V_{\text{BB}} = -5\text{V} \pm 10\%$ ,  $V_{\text{SS}} = 0\text{V}$ , unless otherwise specified.

Symbol	Parameter	Typ.	Max.	Unit
$C_{\text{I}1}$	Address, Data In	3	5	pF
$C_{\text{I}2}$	$\overline{\text{RAS}}$ Capacitance, $\overline{\text{WE}}$ Capacitance	4	7	pF
$C_{\text{I}3}$	$\overline{\text{CAS}}$ Capacitance	6	10	pF
$C_{\text{O}}$	Data Output Capacitance	4	7	pF

## NOTES:

1. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation:

$$C = \frac{I_{\Delta V}}{\Delta V} \text{ with } \Delta V \text{ equal to 3 volts and power supplies at nominal levels.}$$

**A.C. CHARACTERISTICS**<sup>[1,2,3]</sup>

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{DD} = 12\text{V} \pm 10\%$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{BB} = -5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ , unless otherwise noted.

**READ, WRITE, READ-MODIFY-WRITE AND REFRESH CYCLES**

Symbol	Parameter	2117-2		2117-3		2117-4		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
t <sub>RAC</sub>	Access Time From $\overline{\text{RAS}}$	150		200		250		ns	4,5
t <sub>CAC</sub>	Access Time From $\overline{\text{CAS}}$	100		135		165		ns	4,5,6
t <sub>REF</sub>	Time Between Refresh	2		2		2		ms	
t <sub>RP</sub>	$\overline{\text{RAS}}$ Precharge Time	100		120		150		ns	
t <sub>CPN</sub>	$\overline{\text{CAS}}$ Precharge Time (non-page cycles)	25		25		25		ns	
t <sub>CRP</sub>	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	-20		-20		-20		ns	
t <sub>RCD</sub>	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	20	50	25	65	35	85	ns	7
t <sub>RSH</sub>	$\overline{\text{RAS}}$ Hold Time	100		135		165		ns	
t <sub>CSH</sub>	$\overline{\text{CAS}}$ Hold Time	150		200		250		ns	
t <sub>ASR</sub>	Row Address Set-Up Time	0		0		0		ns	
t <sub>RAH</sub>	Row Address Hold Time	20		25		35		ns	
t <sub>ASC</sub>	Column Address Set-Up Time	-10		-10		-10		ns	
t <sub>CAH</sub>	Column Address Hold Time	45		55		75		ns	
t <sub>AR</sub>	Column Address Hold Time, to $\overline{\text{RAS}}$	95		120		160		ns	
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	8
t <sub>OFF</sub>	Output Buffer Turn Off Delay	0	50	0	60	0	70	ns	

**READ AND REFRESH CYCLES**

t <sub>RC</sub>	Random Read Cycle Time	320		375		410		ns	
t <sub>RAS</sub>	$\overline{\text{RAS}}$ Pulse Width	150	10000	200	10000	250	10000	ns	
t <sub>CAS</sub>	$\overline{\text{CAS}}$ Pulse Width	100	10000	135	10000	165	10000	ns	
t <sub>RCS</sub>	Read Command Set-Up Time	0		0		0		ns	
t <sub>RCH</sub>	Read Command Hold Time	0		0		0		ns	

**WRITE CYCLE**

t <sub>RC</sub>	Random Write Cycle Time	320		375		410		ns	
t <sub>RAS</sub>	$\overline{\text{RAS}}$ Pulse Width	150	10000	200	10000	250	10000	ns	
t <sub>CAS</sub>	$\overline{\text{CAS}}$ Pulse Width	100	10000	135	10000	165	10000	ns	
t <sub>WCS</sub>	Write Command Set-Up Time	-20		-20		-20		ns	9
t <sub>WCH</sub>	Write Command Hold Time	45		55		75		ns	
t <sub>WCR</sub>	Write Command Hold Time, to $\overline{\text{RAS}}$	95		120		160		ns	
t <sub>WP</sub>	Write Command Pulse Width	45		55		75		ns	
t <sub>RWL</sub>	Write Command to $\overline{\text{RAS}}$ Lead Time	60		80		100		ns	
t <sub>CWL</sub>	Write Command to $\overline{\text{CAS}}$ Lead Time	60		80		100		ns	
t <sub>DS</sub>	Data-In Set-Up Time	0		0		0		ns	
t <sub>DH</sub>	Data-In Hold Time	45		55		75		ns	
t <sub>DHR</sub>	Data-In Hold Time, to $\overline{\text{RAS}}$	95		120		160		ns	


**READ-MODIFY-WRITE CYCLE**

t <sub>RWC</sub>	Read-Modify-Write Cycle Time	330		375		475		ns	
t <sub>R<sub>RMW</sub></sub>	RMW Cycle $\overline{\text{RAS}}$ Pulse Width	185	10000	245	10000	305	10000	ns	
t <sub>C<sub>RMW</sub></sub>	RMW Cycle $\overline{\text{CAS}}$ Pulse Width	135	10000	180	10000	230	10000	ns	
t <sub>RWD</sub>	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay	120		160		200		ns	9
t <sub>CWD</sub>	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay	70		95		125		ns	9


Notes: See following page for A.C. Characteristics Notes.

WAVEFORMS

READ CYCLE



WRITE CYCLE




- NOTES: 1, 2.  $V_{IH}$  MIN AND  $V_{IL}$  MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.  
 3, 4.  $V_{OH}$  MIN AND  $V_{OL}$  MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF  $D_{OUT}$ .  
 5.  $t_{OFF}$  IS MEASURED TO  $I_{OUT} \leq I_{LO}$ .  
 6.  $t_{DS}$  AND  $t_{DH}$  ARE REFERENCED TO  $\overline{CAS}$  OR  $\overline{WE}$ , WHICHEVER OCCURS LAST.  
 7.  $t_{RCH}$  IS REFERENCED TO THE TRAILING EDGE OF  $\overline{CAS}$  OR  $\overline{RAS}$ , WHICHEVER OCCURS FIRST.  
 8.  $t_{CRP}$  REQUIREMENT IS ONLY APPLICABLE FOR  $\overline{RAS}/\overline{CAS}$  CYCLES PRECEDED BY A  $\overline{CAS}$ -ONLY CYCLE (i.e., FOR SYSTEMS WHERE  $\overline{CAS}$  HAS NOT BEEN DECODED WITH  $\overline{RAS}$ ).

A.C. CHARACTERISTICS NOTES (From Previous Page)

- All voltages referenced to  $V_{SS}$ .
- Eight cycles are required after power-up or prolonged periods (greater than 2ms) of  $\overline{RAS}$  inactivity before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- A.C. Characteristics assume  $t_T = 5ns$ .
- Assume that  $t_{RCD} \leq t_{RCD} (max.)$ . If  $t_{RCD}$  is greater than  $t_{RCD} (max.)$  then  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds  $t_{RCD} (max.)$ .
- Load = 2 TTL loads and 100pF.
- Assumes  $t_{RCD} \geq t_{RCD} (max.)$ .
- $t_{RCD} (max.)$  is specified as a reference point only; if  $t_{RCD}$  is less than  $t_{RCD} (max.)$  access time is  $t_{RAC}$ , if  $t_{RCD}$  is greater than  $t_{RCD} (max.)$  access time is  $t_{RCD} + t_{CAC}$ .
- $t_T$  is measured between  $V_{IH} (min.)$  and  $V_{IL} (max.)$ .
- $t_{WCS}$ ,  $t_{CWL}$  and  $t_{RPD}$  are specified as reference points only. If  $t_{WCS} \geq t_{WCS} (min.)$  the cycle is an early write cycle and the data out pin will remain high impedance throughout the entire cycle. If  $t_{CWL} \geq t_{CWL} (min.)$  and  $t_{RPD} \geq t_{RPD} (min.)$ , the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.


WAVEFORMS

READ-MODIFY-WRITE CYCLE




RAM

RAS-ONLY REFRESH CYCLE



HIDDEN REFRESH CYCLE




- NOTES: 1.2.  $V_{IH\ MIN}$  AND  $V_{IL\ MAX}$  ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
- 3.4.  $V_{OH\ MIN}$  AND  $V_{OL\ MAX}$  ARE REFERENCE LEVELS FOR MEASURING TIMING OF  $D_{OUT}$ .
- 5.  $t_{OFF}$  IS MEASURED TO  $I_{OUT} < I_{OL}$ .
- 6.  $t_{DS}$  AND  $t_{OH}$  ARE REFERENCED TO  $CAS$  OR  $WE$ , WHICHEVER OCCURS LAST.
- 7.  $t_{RCH}$  IS REFERENCED TO THE TRAILING EDGE OF  $CAS$  OR  $RAS$ , WHICHEVER OCCURS FIRST.
- 8.  $t_{CRP}$  REQUIREMENT IS ONLY APPLICABLE FOR  $RAS/CAS$  CYCLES PRECEDED BY A  $CAS$ -ONLY CYCLE (i.e., FOR SYSTEMS WHERE  $CAS$  HAS NOT BEEN DECODED WITH  $RAS$ ).


TYPICAL CHARACTERISTICS<sup>[1]</sup>

RAM


**GRAPH 1**  
TYPICAL ACCESS TIME  
 $t_{RAC}$  (NORMALIZED) VS.  $V_{DD}$




**GRAPH 2**  
TYPICAL ACCESS TIME  
 $t_{RAC}$  (NORMALIZED) VS.  $V_{BB}$




**GRAPH 3**  
TYPICAL ACCESS TIME  
 $t_{RAC}$  (NORMALIZED) VS.  $V_{CC}$




**GRAPH 4**  
TYPICAL ACCESS TIME  
 $t_{RAC}$  (NORMALIZED) VS.  
AMBIENT TEMPERATURE




**GRAPH 5**  
TYPICAL STANDBY CURRENT  
 $I_{DD1}$  VS.  $V_{DD}$




**GRAPH 6**  
TYPICAL STANDBY CURRENT  
 $I_{DD1}$  VS. AMBIENT TEMPERATURE




**GRAPH 7**  
TYPICAL OPERATING CURRENT  
 $I_{DD2}$  VS.  $t_{RC}$



**GRAPH 8**  
TYPICAL OPERATING CURRENT  
 $I_{DD2}$  VS.  $V_{DD}$




**GRAPH 9**  
TYPICAL OPERATING CURRENT  
 $I_{DD2}$  VS. AMBIENT TEMPERATURE




NOTES: See following page for Typical Characteristics Notes.

TYPICAL CHARACTERISTICS [1]


GRAPH 10  
TYPICAL RAS ONLY  
REFRESH CURRENT  
IDD3 VS. tRC



GRAPH 11  
TYPICAL RAS ONLY  
REFRESH CURRENT  
IDD3 VS. VDD




GRAPH 12  
TYPICAL RAS ONLY  
REFRESH CURRENT  
IDD3 VS. AMBIENT TEMPERATURE




RAM


GRAPH 13  
TYPICAL PAGE MODE CURRENT  
IDD4 VS. tPC




GRAPH 14  
TYPICAL PAGE MODE CURRENT  
IDD4 VS. VDD




GRAPH 15  
TYPICAL PAGE MODE CURRENT  
IDD4 VS. AMBIENT TEMPERATURE



GRAPH 16  
TYPICAL OUTPUT SOURCE CURRENT  
IOH VS. OUTPUT VOLTAGE VOH



GRAPH 17  
TYPICAL OUTPUT SINK CURRENT  
IOL VS. OUTPUT VOLTAGE VOL



NOTES:

- The cycle time, VDD supply voltage, and ambient temperature dependence of IDD1, IDD2, IDD3 and IDD4 is shown in related graphs. Common points of related curves are indicated:
    - IDD1 @ VDD = 13.2V, TA = 0°C
    - IDD2 or IDD3 @ tRAS = 200ns, tRC = 375ns, VDD = 12.0V, TA = 25°C
    - ▲ IDD2 or IDD3 @ tRAS = 500ns, tRC = 750ns, VDD = 12.0V, TA = 25°C
    - IDD4 @ tCAS = 135ns, tPC = 225ns, VDD = 12.0V, TA = 25°C
    - △ IDD4 @ tCAS = 350ns, tPC = 500ns, VDD = 12.0V, TA = 25°C
- The typical IDD current for a given combination of cycle time, VDD supply voltage and ambient temperature may be determined by combining the effects of the appropriate family of curves.



**D.C. AND A.C. CHARACTERISTICS, PAGE MODE**<sup>[7,8,11]</sup>


T<sub>A</sub> = 0°C to 70°C, V<sub>DD</sub> = 12V±10%, V<sub>CC</sub> = 5V±10%, V<sub>BB</sub> = -5V±10%, V<sub>SS</sub> = 0V, unless otherwise noted.

For Page Mode Operation order 2117-2 S6053, 2117-3 S6054, or 2117-4 S6055.

Symbol	Parameter	2117-2 S6053		2117-3 S6054		2117-4 S6055		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
t <sub>PC</sub>	Page Mode Read or Write Cycle	170		225		275		ns	
t <sub>PCM</sub>	Page Mode Read Modify Write	205		270		340		ns	
t <sub>CP</sub>	CAS Precharge Time, Page Cycle	60		80		100		ns	
t <sub>RP</sub>	RAS Pulse Width, Page Mode	150	10,000	200	10,000	250	10,000	ns	
t <sub>CAS</sub>	CAS Pulse Width	100	10,000	135	10,000	165	10,000	ns	
I <sub>DD4</sub>	V <sub>DD</sub> Supply Current Page Mode, Minimum t <sub>PC</sub> , Minimum t <sub>CAS</sub>		38		30		26	mA	9


**WAVEFORMS**

**PAGE MODE READ CYCLE**




- NOTES: 1,2. V<sub>IH</sub> MIN and V<sub>IL</sub> MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.  
 3,4. V<sub>OH</sub> MIN and V<sub>OL</sub> MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF D<sub>OUT</sub>.  
 5. t<sub>OFF</sub> IS MEASURED TO I<sub>OUT</sub> ≤ I<sub>LQ</sub>.  
 6. t<sub>RCH</sub> IS REFERENCED TO THE TRAILING EDGE OF CAS OR RAS, WHICHEVER OCCURS FIRST.  
 7. ALL VOLTAGES REFERENCED TO V<sub>SS</sub>.  
 8. AC CHARACTERISTIC ASSUME t<sub>r</sub> = 5ns.  
 9. SEE THE TYPICAL CHARACTERISTIC SECTION FOR VALUES OF THIS PARAMETER UNDER ALTERNATE CONDITIONS.  
 10. t<sub>CRP</sub> REQUIREMENT IS ONLY APPLICABLE FOR RAS/CAS CYCLES PRECEDED BY A CAS-ONLY CYCLE (i.e., FOR SYSTEMS WHERE CAS HAS NOT BEEN DECODED WITH RAS).  
 11. ALL PREVIOUSLY SPECIFIED A.C. AND D.C. CHARACTERISTICS ARE APPLICABLE TO THEIR RESPECTIVE PAGE MODE DEVICE (i.e., 2117-3, S6054 WILL OPERATE AS A 2117-3).

PAGE MODE WRITE CYCLE



RAM

PAGE MODE READ-MODIFY-WRITE CYCLE



- NOTES:
1.  $V_{IH\ MIN}$  AND  $V_{IL\ MAX}$  ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
  - 3, 4.  $V_{OH\ MIN}$  AND  $V_{OL\ MAX}$  ARE REFERENCE LEVELS FOR MEASURING TIMING OF  $D_{OUT}$ .
  5.  $t_{OFF}$  IS MEASURED TO  $I_{OUT} \leq |I_{OL}|$ .
  6.  $t_{DS}$  AND  $t_{DH}$  ARE REFERENCED TO  $\overline{CAS}$  OR  $\overline{WE}$ , WHICHEVER OCCURS LAST.
  7.  $t_{CRP}$  REQUIREMENT IS ONLY APPLICABLE FOR  $\overline{RAS}/\overline{CAS}$  CYCLES PRECEDED BY A  $\overline{CAS}$ -ONLY CYCLE (I.E., FOR SYSTEMS WHERE  $\overline{CAS}$  HAS NOT BEEN DECODED WITH  $\overline{RAS}$ ).

## APPLICATIONS

### READ CYCLE

A Read cycle is performed by maintaining Write Enable (WE) high during a RAS/CAS operation. The output pin of a selected device will remain in a high impedance state until valid data appears at the output at access time.

Device access time,  $t_{ACC}$ , is the longer of the two calculated intervals:

1.  $t_{ACC} = t_{RAC}$  OR 2.  $t_{ACC} = t_{RCD} + t_{CAC}$

Access time from  $\overline{RAS}$ ,  $t_{RAC}$ , and access time from  $\overline{CAS}$ ,  $t_{CAC}$ , are device parameters. Row to column address strobe delay time,  $t_{RCD}$ , are system dependent timing parameters. For example, substituting the device parameters of the 2117-3 yields:

3.  $t_{ACC} = t_{RAC} = 200\text{nsec}$  for  $25\text{nsec} \leq t_{RCD} \leq 65\text{nsec}$   
OR
4.  $t_{ACC} = t_{RCD} + t_{CAC} = t_{RCD} + 135$  for  $t_{RCD} > 65\text{nsec}$

Note that if  $25\text{nsec} \leq t_{RCD} \leq 65\text{nsec}$  device access time is determined by equation 3 and is equal to  $t_{RAC}$ . If  $t_{RCD} > 65\text{nsec}$ , access time is determined by equation 4. This 40nsec interval (shown in the  $t_{RCD}$  inequality in equation 3) in which the falling edge of  $\overline{CAS}$  can occur without affecting access time is provided to allow for system timing skew in the generation of  $\overline{CAS}$ .

### REFRESH CYCLES

Each of the 128 rows of the 2117 must be refreshed every 2 milliseconds to maintain data. Any memory cycle:

1. Read Cycle
2. Write Cycle (Early Write, Delayed Write or Read-Modify-Write)
3. RAS-only Cycle

refreshes the selected row as defined by the low order (RAS) addresses. Any Write cycle, of course, may change the state of the selected cell. Using a Read, Write, or Read-Modify-Write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

A RAS-only refresh cycle is the recommended technique for most applications to provide for data retention. A RAS-only refresh cycle maintains the  $D_{OUT}$  in the high impedance state with a typical power reduction of 20% over a Read or Write cycle.

### $\overline{RAS}/\overline{CAS}$ TIMING

$\overline{RAS}$  and  $\overline{CAS}$  have minimum pulse widths as defined by  $t_{RAS}$  and  $t_{CAS}$  respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle, once begun by driving  $\overline{RAS}$  and/or  $\overline{CAS}$  low must not be ended or aborted prior to fulfilling the minimum clock signal pulse width(s). A new cycle can not begin until the minimum precharge time,  $t_{RP}$ , has been met.

### DATA OUTPUT OPERATION


The 2117 Data Output ( $D_{OUT}$ ), which has three-state capability, is controlled by  $\overline{CAS}$ . During  $\overline{CAS}$  high state ( $\overline{CAS}$  at  $V_{IH}$ ) the output is in the high impedance state. The following table summarizes the  $D_{OUT}$  state for various types of cycles.

#### Intel 2117 Data Output Operation for Various Types of Cycles

Type of Cycle	$D_{OUT}$ State
Read Cycle	Data From Addressed Memory Cell
Early Write Cycle	HI-Z
$\overline{RAS}$ -Only Refresh Cycle	HI-Z
$\overline{CAS}$ -Only Cycle	HI-Z
Read/Modify/Write Cycle	Data From Addressed Memory Cell
Delayed Write Cycle	Indeterminate

### HIDDEN REFRESH

A feature of the 2117 is that refresh cycles may be performed while maintaining valid data at the output pin. This feature is referred to as Hidden Refresh. Hidden Refresh is performed by holding  $\overline{CAS}$  at  $V_{IL}$  and taking  $\overline{RAS}$  high and after a specified precharge period ( $t_{RP}$ ), executing a "RAS-Only" refresh cycle, but with  $\overline{CAS}$  held low (see Figure below).



This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability.

### POWER ON

The 2117 requires no power on sequence providing absolute maximum ratings are not exceeded. After the application of supply voltages or after extended periods of bias (greater than 2 milliseconds) without clocks, the device must perform a minimum of eight initialization cycles (any combination of cycles containing a  $\overline{RAS}$  clock, such as RAS-Only refresh) prior to normal operation.

**POWER SUPPLY DECOUPLING/DISTRIBUTION**


It is recommended that a 0.1 $\mu$ F ceramic capacitor be connected between V<sub>DD</sub> and V<sub>SS</sub> at every other device in the memory array. A 0.1 $\mu$ F ceramic capacitor should also be connected between V<sub>BB</sub> and V<sub>SS</sub> at every other device (preferably the alternate devices to the V<sub>DD</sub> decoupling). For each 16 devices, a 10 $\mu$ F tantalum or equivalent capacitor should be connected between V<sub>DD</sub> and V<sub>SS</sub> near the array. An equal or slightly smaller bulk capacitor is also recommended between V<sub>BB</sub> and V<sub>SS</sub> for every 32 devices.

The V<sub>CC</sub> supply is connected only to the 2117 output buffer and is not used internally. The load current from the V<sub>CC</sub> supply is dependent only upon the output loading and

is associated with the input high level current to a TTL gate and the output leakage currents of any OR-tied 2117's (typically 100 $\mu$ A or less total). Intel recommends that a 0.1 or 0.01 $\mu$ F ceramic capacitor be connected between V<sub>CC</sub> and V<sub>SS</sub> for every eight memory devices.

Due to the high frequency characteristics of the current waveforms, the inductance of the power supply distribution system on the array board should be minimized. It is recommended that the V<sub>DD</sub>, V<sub>BB</sub>, and V<sub>SS</sub> supply lines be gridded both horizontally and vertically at each device in the array. This technique allows use of double sided circuit boards with noise performance equal to or better than multi-layered circuit boards.

RAM



DECOUPLING CAPACITORS  
 D = 0.1 $\mu$ F TO V<sub>DD</sub> TO V<sub>SS</sub>  
 B = 0.1 $\mu$ F V<sub>BB</sub> TO V<sub>SS</sub>  
 C = 0.01 $\mu$ F V<sub>CC</sub> TO V<sub>SS</sub>

SAMPLE P.C. BOARD LAYOUT EMPLOYING VERTICAL AND HORIZONTAL GRIDING ON ALL POWER SUPPLIES.  
 BOARD ORGANIZATION: 64K WORDS BY 8-BITS.

**64K BYTE STORAGE ARRAY LAYOUT**

# 2117-5

## 16,384 x 1 BIT DYNAMIC RAM

RAM

	2117-5
Maximum Access Time (ns)	300
Read, Write Cycle (ns)	490
Read-Modify-Write Cycle (ns)	580

- Industry Standard 16-Pin Configuration
- Low Power: 462mW Max. Operating, 20mW Max. Standby
- Low I<sub>DD</sub> Current Transients
- All Inputs, Including Clocks, TTL Compatible
- RAS Only Refresh
- Non-Latched Output is Three-State, TTL Compatible
- 128 Refresh Cycles Required Every 2ms
- Page Mode Capability
- CAS Controlled Output Allows Hidden Refresh

The Intel® 2117 is a 16,384 word by 1-bit Dynamic MOS RAM fabricated with Intel's standard two layer polysilicon NMOS technology — a production proven process for high performance, high reliability, and high storage density.


The 2117 uses a single transistor dynamic storage cell and advanced dynamic circuitry to achieve high speed with low power dissipation. The circuit design minimizes the current transients typical of dynamic RAM operation. These low current transients contribute to the high noise immunity of the 2117 in a system environment.

Multiplexing the 14 address bits into the 7 address input pins allows the 2117 to be packaged in the industry standard 16-pin DIP. The two 7-bit address words are latched into the 2117 by the two TTL clocks, Row Address Strobe (RAS) and Column Address Strobe (CAS). Non-critical timing requirements for RAS and CAS allow use of the address multiplexing technique while maintaining high performance.


The 2117 three-state output is controlled by CAS, independent of RAS. After a valid read or read-modify-write cycle, data is latched on the output by holding CAS low. The data out pin is returned to the high impedance state by returning CAS to a high state. The 2117 hidden refresh feature allows CAS to be held low to maintain latched data while RAS is used to execute RAS-only refresh cycles.

The single transistor storage cell requires refreshing for data retention. Refreshing is accomplished by performing RAS-only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 128 address combinations of A<sub>0</sub> through A<sub>6</sub> during a 2ms period. A write cycle will refresh stored data on all bits of the selected row except the bit which is addressed.

### PIN CONFIGURATION




### LOGIC SYMBOL



### PIN NAMES

A <sub>0</sub> -A <sub>6</sub>	ADDRESS INPUTS	WE	WRITE ENABLE
CAS	COLUMN ADDRESS STROBE	V <sub>BB</sub>	POWER (-5V)
D <sub>IN</sub>	DATA IN	V <sub>CC</sub>	POWER (+5V)
D <sub>OUT</sub>	DATA OUT	V <sub>DD</sub>	POWER (+12V)
RAS	ROW ADDRESS STROBE	V <sub>SS</sub>	GROUND

### BLOCK DIAGRAM



**ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias	... -10°C to +80°C
Storage Temperature	..... -65°C to +150°C
Voltage on Any Pin Relative to V <sub>BB</sub>	
(V <sub>SS</sub> - V <sub>BB</sub> ≥ 4V)	..... -0.3V to +20V
Data Out Current	..... 50mA
Power Dissipation	..... 1.0W

\*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. AND OPERATING CHARACTERISTICS<sup>[1,2]</sup>**


T<sub>A</sub> = 0°C to 70°C, V<sub>DD</sub> = 12V ±5%, V<sub>CC</sub> = 5V ±10%, V<sub>BB</sub> = -5V ±10%, V<sub>SS</sub> = 0V, unless otherwise noted.

Symbol	Parameter	Limits			Unit	Test Conditions	Notes
		Min.	Typ. <sup>[3]</sup>	Max.			
I <sub>LI</sub>	Input Load Current (any input)		0.1	10	μA	V <sub>IN</sub> =V <sub>SS</sub> to V <sub>IHMAX</sub> , V <sub>BB</sub> =-5.0V	
I <sub>LO</sub>	Output Leakage Current for High Impedance State		0.1	10	μA	Chip Deselected: $\overline{\text{CAS}}$ at V <sub>IH</sub> , V <sub>OUT</sub> = 0 to 5.5V	
I <sub>DD1</sub>	V <sub>DD</sub> Supply Current, Standby			1.5	mA	$\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ at V <sub>IH</sub>	4
I <sub>BB1</sub>	V <sub>BB</sub> Supply Current, Standby		1.0	50	μA		
I <sub>CC1</sub>	V <sub>CC</sub> Supply Current, Output Deselected		0.1	10	μA	$\overline{\text{CAS}}$ at V <sub>IH</sub>	5
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current, Operating			35	mA	2117, t <sub>RC</sub> = 490ns, t <sub>RAS</sub> = 300ns	4
I <sub>BB2</sub>	V <sub>BB</sub> Supply Current, Operating, $\overline{\text{RAS}}$ -Only Refresh, Page Mode		150	400	μA	T <sub>A</sub> = 0°C	
I <sub>DD3</sub>	V <sub>DD</sub> Supply Current, $\overline{\text{RAS}}$ -Only Refresh			27	mA	2117, t <sub>RC</sub> = 490ns, t <sub>RAS</sub> = 300ns	4
I <sub>DD5</sub>	V <sub>DD</sub> Supply Current, Standby, Output Enabled		1.5	3	mA	$\overline{\text{CAS}}$ at V <sub>IL</sub> , $\overline{\text{RAS}}$ at V <sub>IH</sub>	
V <sub>IL</sub>	Input Low Voltage (all inputs)	-1.0		0.8	V		
V <sub>IH</sub>	Input High Voltage (all inputs)	2.4		6.0	V		
V <sub>OL</sub>	Output Low Voltage			0.4	V	I <sub>OL</sub> = 4.2mA	4
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> = -5mA	4

## NOTES:

- All voltages referenced to V<sub>SS</sub>.
- No power supply sequencing is required. However, V<sub>DD</sub>, V<sub>CC</sub> and V<sub>SS</sub> should never be more negative than -0.3V with respect to V<sub>BB</sub> as required by the absolute maximum ratings.
- Typical values are for T<sub>A</sub> = 25°C and nominal supply voltages.
- See the Typical Characteristics Section for values of this parameter under alternate conditions.
- I<sub>CC</sub> is dependent on output loading when the device output is selected. V<sub>CC</sub> is connected to the output buffer only. V<sub>CC</sub> may be reduced to V<sub>SS</sub> without affecting refresh operation or maintenance of internal device data.

## TYPICAL SUPPLY CURRENT WAVEFORMS



Typical power supply current waveforms vs. time are shown for the RAS/CAS timings of Read/Write, Read/Write (Long RAS/CAS), and RAS-only refresh cycles. I<sub>DD</sub> and I<sub>BB</sub> current transients at the RAS and CAS edges require adequate decoupling of these supplies. Decoupling recommendations are provided in the Applications section.

The effects of cycle time, V<sub>DD</sub> supply voltage and ambient temperature on the I<sub>DD</sub> current are shown in graphs included in the Typical Characteristics Section. Each family of curves for I<sub>DD1</sub>, I<sub>DD2</sub>, and I<sub>DD3</sub> is related by a common point at V<sub>DD</sub> = 12.0V and T<sub>A</sub> = 25°C for two given t<sub>RAS</sub> pulse widths. The typical I<sub>DD</sub> current for a given condition of cycle time, V<sub>DD</sub> and T<sub>A</sub> can be determined by combining the effects of the appropriate family of curves.

CAPACITANCE <sup>[1]</sup>

T<sub>A</sub> = 25°C, V<sub>DD</sub> = 12V±5%, V<sub>CC</sub> = 5V±10%, V<sub>BB</sub> = -5V±10%, V<sub>SS</sub> = 0V, unless otherwise specified.

Symbol	Parameter	Typ.	Max.	Unit
C <sub>I1</sub>	Address, Data In	3	5	pF
C <sub>I2</sub>	RAS Capacitance, WE Capacitance	4	7	pF
C <sub>I3</sub>	CAS Capacitance	6	10	pF
C <sub>O</sub>	Data Output Capacitance	4	7	pF

## NOTES:

1. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation:

$$C = \frac{I \Delta t}{\Delta V} \text{ with } \Delta V \text{ equal to 3 volts and power supplies at nominal levels.}$$

**A.C. CHARACTERISTICS**<sup>[1,2,3]</sup>

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{DD} = 12\text{V} \pm 5\%$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{BB} = -5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ , unless otherwise noted.

**READ, WRITE, READ-MODIFY-WRITE AND REFRESH CYCLES**

Symbol	Parameter	2117		Unit	Notes
		Min.	Max.		
t <sub>RAC</sub>	Access Time From $\overline{\text{RAS}}$		300	ns	4,5
t <sub>CAC</sub>	Access Time From $\overline{\text{CAS}}$		180	ns	4,5,6
t <sub>REF</sub>	Time Between Refresh		2	ms	
t <sub>RP</sub>	$\overline{\text{RAS}}$ Precharge Time	180		ns	
t <sub>CPN</sub>	$\overline{\text{CAS}}$ Precharge Time (non-page cycles)	80		ns	
t <sub>CRP</sub>	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	-20		ns	
t <sub>RCD</sub>	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	80	120	ns	7
t <sub>RSH</sub>	$\overline{\text{RAS}}$ Hold Time	180		ns	
t <sub>CSH</sub>	$\overline{\text{CAS}}$ Hold Time	300		ns	
t <sub>ASR</sub>	Row Address Set-Up Time	0		ns	
t <sub>RAH</sub>	Row Address Hold Time	80		ns	
t <sub>ASC</sub>	Column Address Set-Up Time	0		ns	
t <sub>CAH</sub>	Column Address Hold Time	80		ns	
t <sub>AR</sub>	Column Address Hold Time, to $\overline{\text{RAS}}$	215		ns	
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	ns	8
t <sub>OFF</sub>	Output Buffer Turn Off Delay	0	80	ns	

**READ AND REFRESH CYCLES**

t <sub>RC</sub>	Random Read Cycle Time	490		ns	
t <sub>RAS</sub>	$\overline{\text{RAS}}$ Pulse Width	300	10000	ns	
t <sub>CAS</sub>	$\overline{\text{CAS}}$ Pulse Width	180	10000	ns	
t <sub>RCS</sub>	Read Command Set-Up Time	0		ns	
t <sub>RCH</sub>	Read Command Hold Time	0		ns	

**WRITE CYCLE**

t <sub>RC</sub>	Random Write Cycle Time	490		ns	
t <sub>RAS</sub>	$\overline{\text{RAS}}$ Pulse Width	300	10000	ns	
t <sub>CAS</sub>	$\overline{\text{CAS}}$ Pulse Width	180	10000	ns	
t <sub>WCS</sub>	Write Command Set-Up Time	0		ns	9
t <sub>WCH</sub>	Write Command Hold Time	100		ns	
t <sub>WCR</sub>	Write Command Hold Time, to $\overline{\text{RAS}}$	215		ns	
t <sub>WP</sub>	Write Command Pulse Width	100		ns	
t <sub>RWL</sub>	Write Command to $\overline{\text{RAS}}$ Lead Time	130		ns	
t <sub>CWL</sub>	Write Command to $\overline{\text{CAS}}$ Lead Time	130		ns	
t <sub>DS</sub>	Data-In Set-Up Time	0		ns	
t <sub>DH</sub>	Data-In Hold Time	80		ns	
t <sub>DHR</sub>	Data-In Hold Time, to $\overline{\text{RAS}}$	215		ns	

**READ-MODIFY-WRITE CYCLE**


t <sub>RWC</sub>	Read-Modify-Write Cycle Time	580		ns	
t <sub>RRW</sub>	RMW Cycle $\overline{\text{RAS}}$ Pulse Width	390	10000	ns	
t <sub>CRW</sub>	RMW Cycle $\overline{\text{CAS}}$ Pulse Width	275	10000	ns	
t <sub>RWD</sub>	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay	260		ns	9
t <sub>CWD</sub>	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay	140		ns	9

Notes: See following page for A.C. Characteristics Notes.




WAVEFORMS

READ CYCLE



WRITE CYCLE




- NOTES:
- 1, 2.  $V_{IH}$  MIN AND  $V_{IL}$  MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
  - 3, 4.  $V_{OH}$  MIN AND  $V_{OL}$  MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF  $D_{OUT}$ .
  5.  $t_{OFF}$  IS MEASURED TO  $I_{OUT} \leq |I_{LO}|$ .
  6.  $t_{DS}$  AND  $t_{DH}$  ARE REFERENCED TO  $\overline{CAS}$  OR  $\overline{WE}$ , WHICHEVER OCCURS LAST.
  7.  $t_{RCH}$  IS REFERENCED TO THE TRAILING EDGE OF  $\overline{CAS}$  OR  $\overline{RAS}$ , WHICHEVER OCCURS FIRST.
  8.  $t_{CRP}$  REQUIREMENT IS ONLY APPLICABLE FOR  $\overline{RAS}/\overline{CAS}$  CYCLES PRECEDED BY A  $\overline{CAS}$ -ONLY CYCLE (i.e., FOR SYSTEMS WHERE  $\overline{CAS}$  HAS NOT BEEN DECODED WITH  $\overline{RAS}$ ).

A.C. CHARACTERISTICS NOTES (From Previous Page)

1. All voltages referenced to  $V_{SS}$ .
2. Eight cycles are required after power-up or prolonged periods (greater than 2ms) of RAS inactivity before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
3. A.C. Characteristics assume  $t_T = 5ns$ .
4. Assume that  $t_{RCD} \leq t_{RCD} (max.)$ . If  $t_{RCD}$  is greater than  $t_{RCD} (max.)$  then  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds  $t_{RCD} (max.)$ .
5. Load = 2 TTL loads and 100pF.
6. Assumes  $t_{RCD} \geq t_{RCD} (max.)$ .
7.  $t_{RCD} (max.)$  is specified as a reference point only; if  $t_{RCD}$  is less than  $t_{RCD} (max.)$  access time is  $t_{RAC}$ , if  $t_{RCD}$  is greater than  $t_{RCD} (max.)$  access time is  $t_{RCD} + t_{CAC}$ .
8.  $t_T$  is measured between  $V_{IH} (min.)$  and  $V_{IL} (max.)$ .
9.  $t_{WCS}$ ,  $t_{CWD}$  and  $t_{RWD}$  are specified as reference points only. If  $t_{WCS} \geq t_{WCS} (min.)$  the cycle is an early write cycle and the data out pin will remain high impedance throughout the entire cycle. If  $t_{CWD} \geq t_{CWD} (min.)$  and  $t_{RWD} \geq t_{RWD} (min.)$ , the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.


WAVEFORMS

READ-MODIFY-WRITE CYCLE




RAM

RAS-ONLY REFRESH CYCLE



HIDDEN REFRESH CYCLE




- NOTES:
- 1, 2.  $V_{IH}$  MIN AND  $V_{IL}$  MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
  - 3, 4.  $V_{OH}$  MIN AND  $V_{OL}$  MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF  $D_{OUT}$ .
  5.  $t_{OFF}$  IS MEASURED TO  $I_{OUT} < |I_{LO}|$ .
  6.  $t_{DS}$  AND  $t_{DH}$  ARE REFERENCED TO  $\overline{CAS}$  OR  $\overline{WE}$ , WHICHEVER OCCURS LAST.
  7.  $t_{RCH}$  IS REFERENCED TO THE TRAILING EDGE OF  $\overline{CAS}$  OR  $\overline{RAS}$ , WHICHEVER OCCURS FIRST.
  8.  $t_{CRP}$  REQUIREMENT IS ONLY APPLICABLE FOR  $\overline{RAS}/\overline{CAS}$  CYCLES PRECEDED BY A  $\overline{CAS}$ -ONLY CYCLE (i.e., FOR SYSTEMS WHERE  $\overline{CAS}$  HAS NOT BEEN DECODED WITH  $\overline{RAS}$ ).


TYPICAL CHARACTERISTICS<sup>[1]</sup>

RAM


GRAPH 1  
TYPICAL ACCESS TIME  
 $t_{RAC}$  (NORMALIZED) VS.  $V_{DD}$




GRAPH 2  
TYPICAL ACCESS TIME  
 $t_{RAC}$  (NORMALIZED) VS.  $V_{BB}$




GRAPH 3  
TYPICAL ACCESS TIME  
 $t_{RAC}$  (NORMALIZED) VS.  $V_{CC}$




GRAPH 4  
TYPICAL ACCESS TIME  
 $t_{RAC}$  (NORMALIZED) VS.  
AMBIENT TEMPERATURE




GRAPH 5  
TYPICAL STANDBY CURRENT  
 $I_{DD1}$  VS.  $V_{DD}$




GRAPH 6  
TYPICAL STANDBY CURRENT  
 $I_{DD1}$  VS. AMBIENT TEMPERATURE




GRAPH 7  
TYPICAL OPERATING CURRENT  
 $I_{DD2}$  VS.  $t_{RC}$



GRAPH 8  
TYPICAL OPERATING CURRENT  
 $I_{DD2}$  VS.  $V_{DD}$




GRAPH 9  
TYPICAL OPERATING CURRENT  
 $I_{DD2}$  VS. AMBIENT TEMPERATURE




NOTES: See following page for Typical Characteristics Notes.

TYPICAL CHARACTERISTICS [1]


GRAPH 10  
TYPICAL  $\bar{R}\bar{A}\bar{S}$  ONLY  
REFRESH CURRENT  
 $I_{DD3}$  VS.  $t_{RC}$




GRAPH 11  
TYPICAL  $\bar{R}\bar{A}\bar{S}$  ONLY  
REFRESH CURRENT  
 $I_{DD3}$  VS.  $V_{DD}$




GRAPH 12  
TYPICAL  $\bar{R}\bar{A}\bar{S}$  ONLY  
REFRESH CURRENT  
 $I_{DD3}$  VS. AMBIENT TEMPERATURE




GRAPH 13  
TYPICAL PAGE MODE CURRENT  
 $I_{DD4}$  VS.  $t_{PC}$




GRAPH 14  
TYPICAL PAGE MODE CURRENT  
 $I_{DD4}$  VS.  $V_{DD}$




GRAPH 15  
TYPICAL PAGE MODE CURRENT  
 $I_{DD4}$  VS. AMBIENT TEMPERATURE



GRAPH 16  
TYPICAL OUTPUT SOURCE CURRENT  
 $I_{OH}$  VS. OUTPUT VOLTAGE  $V_{OH}$



GRAPH 17  
TYPICAL OUTPUT SINK CURRENT  
 $I_{OL}$  VS. OUTPUT VOLTAGE  $V_{OL}$



NOTES:

1. The cycle time,  $V_{DD}$  supply voltage, and ambient temperature dependence of  $I_{DD1}$ ,  $I_{DD2}$ ,  $I_{DD3}$  and  $I_{DD4}$  is shown in related graphs. Common points of related curves are indicated:

- $I_{DD1}$  @  $V_{DD} = 12.6V$ ,  $T_A = 0^\circ C$
- $I_{DD2}$  or  $I_{DD3}$  @  $t_{RAS} = 300ns$ ,  $t_{RC} = 490ns$ ,  $V_{DD} = 12.0V$ ,  $T_A = 25^\circ C$
- ▲  $I_{DD2}$  or  $I_{DD3}$  @  $t_{RAS} = 500ns$ ,  $t_{RC} = 750ns$ ,  $V_{DD} = 12.0V$ ,  $T_A = 25^\circ C$
- $I_{DD4}$  @  $t_{CAS} = 180ns$ ,  $t_{PC} = 310ns$ ,  $V_{DD} = 12.0V$ ,  $T_A = 25^\circ C$
- △  $I_{DD4}$  @  $t_{CAS} = 350ns$ ,  $t_{PC} = 500ns$ ,  $V_{DD} = 12.0V$ ,  $T_A = 25^\circ C$

The typical  $I_{DD}$  current for a given combination of cycle time,  $V_{DD}$  supply voltage and ambient temperature may be determined by combining the effects of the appropriate family of curves.

RAM


**D.C. AND A.C. CHARACTERISTICS, PAGE MODE** <sup>[7.8.11]</sup>

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{DD} = 12\text{V} \pm 5\%$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{BB} = -5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ , unless otherwise noted.  
For Page Mode Operation order 2117 S6117.

Symbol	Parameter	2117-5 S6117		Unit	Notes
		Min.	Max.		
t <sub>PC</sub>	Page Mode Read or Write Cycle	310		ns	
t <sub>PCM</sub>	Page Mode Read Modify Write	405		ns	
t <sub>CP</sub>	$\overline{\text{CAS}}$ Precharge Time, Page Cycle	120		ns	
t <sub>RPM</sub>	$\overline{\text{RAS}}$ Pulse Width, Page Mode	300	10,000	ns	
t <sub>CAS</sub>	$\overline{\text{CAS}}$ Pulse Width	180	10,000	ns	
I <sub>DD4</sub>	V <sub>DD</sub> Supply Current Page Mode, Minimum t <sub>PC</sub> , Minimum t <sub>CAS</sub>		26	mA	9


**WAVEFORMS**

**PAGE MODE READ CYCLE**




- NOTES:
- 1.  $V_{IH \text{ MIN}}$  AND  $V_{IL \text{ MAX}}$  ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
  - 2.  $V_{OH \text{ MIN}}$  AND  $V_{OL \text{ MAX}}$  ARE REFERENCE LEVELS FOR MEASURING TIMING OF D<sub>OUT</sub>.
  - 3.  $t_{OFF}$  IS MEASURED TO  $I_{OUT} \leq I_{LO1}$ .
  - 4.  $t_{RCH}$  IS REFERENCED TO THE TRAILING EDGE OF  $\overline{\text{CAS}}$  OR  $\overline{\text{RAS}}$ , WHICHEVER OCCURS FIRST.
  - 5. ALL VOLTAGES REFERENCED TO V<sub>SS</sub>.
  - 6. AC CHARACTERISTIC ASSUME  $t_r = 5\text{ns}$ .
  - 7. SEE THE TYPICAL CHARACTERISTICS SECTION FOR VALUES OF THIS PARAMETER UNDER ALTERNATE CONDITIONS.
  - 8.  $t_{CRP}$  REQUIREMENT IS ONLY APPLICABLE FOR  $\overline{\text{RAS}}/\overline{\text{CAS}}$  CYCLES PRECEDED BY A  $\overline{\text{CAS}}$ -ONLY CYCLE (i.e., FOR SYSTEMS WHERE  $\overline{\text{CAS}}$  HAS NOT BEEN DECODED WITH  $\overline{\text{RAS}}$ ).
  - 9. ALL PREVIOUSLY SPECIFIED A.C. AND D.C. CHARACTERISTICS ARE APPLICABLE TO THEIR RESPECTIVE PAGE MODE DEVICE (i.e., 2117-5, S6117 WILL OPERATE AS A 2117-5).

PAGE MODE WRITE CYCLE



PAGE MODE READ-MODIFY-WRITE CYCLE



- NOTES:
- $V_{IH\ MIN}$  AND  $V_{IL\ MAX}$  ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
  - $V_{OH\ MIN}$  AND  $V_{OL\ MAX}$  ARE REFERENCE LEVELS FOR MEASURING TIMING OF  $D_{OUT}$ .
  - $t_{OFF}$  IS MEASURED TO  $I_{OUT} < |I_{LO}|$ .
  - $t_{DS}$  AND  $t_{DH}$  ARE REFERENCED TO  $\overline{CAS}$  OR  $\overline{WE}$ , WHICHEVER OCCURS LAST.
  - $t_{CRP}$  REQUIREMENT IS ONLY APPLICABLE FOR  $\overline{RAS}/\overline{CAS}$  CYCLES PRECEDED BY A  $\overline{CAS}$ -ONLY CYCLE (i.e., FOR SYSTEMS WHERE  $\overline{CAS}$  HAS NOT BEEN DECODED WITH  $\overline{RAS}$ ).

## APPLICATIONS

### READ CYCLE

A Read cycle is performed by maintaining Write Enable (WE) high during a RAS/CAS operation. The output pin of a selected device will remain in a high impedance state until valid data appears at the output at access time.

Device access time,  $t_{ACC}$ , is the longer of the two calculated intervals:

$$1. t_{ACC} = t_{RAC} \text{ OR } 2. t_{ACC} = t_{RCD} + t_{CAC}$$

Access time from  $\overline{RAS}$ ,  $t_{RAC}$ , and access time from  $\overline{CAS}$ ,  $t_{CAC}$ , are device parameters. Row to column address strobe delay time,  $t_{RCD}$ , are system dependent timing parameters. For example, substituting the device parameters of the 2117 yields:

$$3. t_{ACC} = t_{RAC} = 300\text{nsec for } 80\text{nsec} \leq t_{RCD} \leq 120\text{nsec} \\ \text{OR}$$

$$4. t_{ACC} = t_{RCD} + t_{CAC} = t_{RCD} + 180 \text{ for } t_{RCD} > 120\text{nsec}$$

Note that if  $80\text{nsec} \leq t_{RCD} \leq 120\text{nsec}$  device access time is determined by equation 3 and is equal to  $t_{RAC}$ . If  $t_{RCD} > 120\text{nsec}$ , access time is determined by equation 4. This 40nsec interval (shown in the  $t_{RCD}$  inequality in equation 3) in which the falling edge of  $\overline{CAS}$  can occur without affecting access time is provided to allow for system timing skew in the generation of  $\overline{CAS}$ .

### REFRESH CYCLES

Each of the 128 rows of the 2117 must be refreshed every 2 milliseconds to maintain data. Any memory cycle:

1. Read Cycle
2. Write Cycle (Early Write, Delayed Write or Read-Modify-Write)
3. RAS-only Cycle

refreshes the selected row as defined by the low order ( $\overline{RAS}$ ) addresses. Any Write cycle, of course, may change the state of the selected cell. Using a Read, Write, or Read-Modify-Write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

A  $\overline{RAS}$ -only refresh cycle is the recommended technique for most applications to provide for data retention. A  $\overline{RAS}$ -only refresh cycle maintains the  $D_{OUT}$  in the high impedance state with a typical power reduction of 20% over a Read or Write cycle.

### $\overline{RAS}/\overline{CAS}$ TIMING

$\overline{RAS}$  and  $\overline{CAS}$  have minimum pulse widths as defined by  $t_{RAS}$  and  $t_{CAS}$  respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle, once begun by driving  $\overline{RAS}$  and/or  $\overline{CAS}$  low must not be ended or aborted prior to fulfilling the minimum clock signal pulse width(s). A new cycle can not begin until the minimum precharge time,  $t_{RP}$ , has been met.

### DATA OUTPUT OPERATION


The 2117 Data Output ( $D_{OUT}$ ), which has three-state capability, is controlled by  $\overline{CAS}$ . During  $\overline{CAS}$  high state ( $\overline{CAS}$  at  $V_{IH}$ ) the output is in the high impedance state. The following table summarizes the  $D_{OUT}$  state for various types of cycles.

#### Intel 2117 Data Output Operation for Various Types of Cycles

Type of Cycle	$D_{OUT}$ State
Read Cycle	Data From Addressed Memory Cell
Early Write Cycle	HI-Z
RAS-Only Refresh Cycle	HI-Z
CAS-Only Cycle	HI-Z
Read/Modify/Write Cycle	Data From Addressed Memory Cell
Delayed Write Cycle	Indeterminate

### HIDDEN REFRESH

A feature of the 2117 is that refresh cycles may be performed while maintaining valid data at the output pin. This feature is referred to as Hidden Refresh. Hidden Refresh is performed by holding  $\overline{CAS}$  at  $V_{IL}$  and taking  $\overline{RAS}$  high and after a specified precharge period ( $t_{RP}$ ), executing a " $\overline{RAS}$ -Only" refresh cycle, but with  $\overline{CAS}$  held low (see Figure below).



This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability.

### POWER ON

The 2117 requires no power on sequence providing absolute maximum ratings are not exceeded. After the application of supply voltages or after extended periods of bias (greater than 2 milliseconds) without clocks, the device must perform a minimum of eight initialization cycles (any combination of cycles containing a  $\overline{RAS}$  clock, such as  $\overline{RAS}$ -Only refresh) prior to normal operation.

## POWER SUPPLY DECOUPLING/DISTRIBUTION


It is recommended that a  $0.1\mu\text{F}$  ceramic capacitor be connected between  $V_{DD}$  and  $V_{SS}$  at every other device in the memory array. A  $0.1\mu\text{F}$  ceramic capacitor should also be connected between  $V_{BB}$  and  $V_{SS}$  at every other device (preferably the alternate devices to the  $V_{DD}$  decoupling). For each 16 devices, a  $10\mu\text{F}$  tantalum or equivalent capacitor should be connected between  $V_{DD}$  and  $V_{SS}$  near the array. An equal or slightly smaller bulk capacitor is also recommended between  $V_{BB}$  and  $V_{SS}$  for every 32 devices.

The  $V_{CC}$  supply is connected only to the 2117 output buffer and is not used internally. The load current from the  $V_{CC}$  supply is dependent only upon the output loading and

is associated with the input high level current to a TTL gate and the output leakage currents of any OR-tied 2117's (typically  $100\mu\text{A}$  or less total). Intel recommends that a  $0.1$  or  $0.01\mu\text{F}$  ceramic capacitor be connected between  $V_{CC}$  and  $V_{SS}$  for every eight memory devices.

Due to the high frequency characteristics of the current waveforms, the inductance of the power supply distribution system on the array board should be minimized. It is recommended that the  $V_{DD}$ ,  $V_{BB}$ , and  $V_{SS}$  supply lines be gridded both horizontally and vertically at each device in the array. This technique allows use of double sided circuit boards with noise performance equal to or better than multi-layered circuit boards.

RAM



### DECOUPLING CAPACITORS

D =  $0.1\mu\text{F}$  TO  $V_{DD}$  TO  $V_{SS}$

B =  $0.1\mu\text{F}$   $V_{BB}$  TO  $V_{SS}$

C =  $0.01\mu\text{F}$   $V_{CC}$  TO  $V_{SS}$

SAMPLE P.C. BOARD LAYOUT EMPLOYING VERTICAL AND HORIZONTAL GRIDDING ON ALL POWER SUPPLIES.

BOARD ORGANIZATION: 64K WORDS BY 8-BITS.

## 64K BYTE STORAGE ARRAY LAYOUT